3-29-2007

Google

"finite-difference time-domain" +FPGA filetype   Search   Advanced Search / Preferences

---

Web   Results **1 - 10** of about **390** for **"finite-difference time-domain" +FPGA filetype:pdf**. (**0.44** seconds)

[PDF] AN **FPGA** IMPLEMENTATION OF TWO-DIMENSIONAL **FINITE-DIFFERENCE TIME** ... - 5:48am
File Format: PDF/Adobe Acrobat - View as HTML
[2] Ryan N. Schneider, Laurence E. Turner, Michal M. Okoniewski, "Application of **FPGA**
Technology to Accelerate. the **Finite-Difference Time-Domain** (FDTD) ...
www.ece.neu.edu/~wchen/fdtd/wangchen_hpec2003.pdf - Similar pages

[PDF] **FPGA FINITE DIFFERENCE TIME DOMAIN** SOLVER FOR THERMAL SIMULATION F ...
File Format: PDF/Adobe Acrobat
FPGA FINITE DIFFERENCE TIME DOMAIN SOLVER FOR THERMAL SIMULATION. F.
Pardo, P. Lopez, D. Cabello. □. Departamento de Electronica y Computacion ...
ieeexplore.ieee.org/iel5/10158/32467/01515825.pdf?arnumber=1515825 - Similar pages

[PDF] A Prototype **FPGA Finite-Difference Time-Domain** Engine for ...
File Format: PDF/Adobe Acrobat
Finite-Difference Time-Domain (FDTD) calculations. FDTD was first used in an **FPGA** by
researchers using bit-. serial arithmetic to improve computation speeds ...
ieeexplore.ieee.org/iel5/10622/33557/01594188.pdf?arnumber=1594188 - Similar pages
[More results from ieeexplore.ieee.org]

[PDF] An **FPGA** Implementation of the Two-Dimensional **Finite-Difference** ...
File Format: PDF/Adobe Acrobat - View as HTML
An **FPGA** Implementation of the Two-Dimensional. **Finite-Difference Time-Domain**
(FDTD) Algorithm. Wang Chen, Panos Kosmas, Miriam Leeser, Carey Rappaport ...
www.censsis.neu.edu/R3/R3_0003.pdf - Similar pages

[PDF] An **FPGA** Implementation of the Two-Dimensional **Finite-Difference** ...
File Format: PDF/Adobe Acrobat - View as HTML
"Application of **FPGA** Technology to Accelerate the. **Finite-Difference Time-Domain**
(FDTD) Method",. Proceedings of the 2002 ACM/SIGDA tenth ...
www.censsis.neu.edu/R3/R3_0011.pdf - Similar pages
[More results from www.censsis.neu.edu]

[PDF] **FPGA**-based High-order Finite Difference Algorithm for 2D Acoustic ...
File Format: PDF/Adobe Acrobat - View as HTML
and D. W. Prather, "**FPGA**-Based Acceleration of the 3D. **Finite-Difference Time-Domain**
Method", 12. th. Annual. IEEE Symposium on Field-Programmable Custom ...
faculty.cs.tamu.edu/zhao/papers/conf/2005/0506-ERSA-HZL.pdf - Similar pages

[PDF] High-order Finite Difference Modeling on Reconfigurable Computing ...
File Format: PDF/Adobe Acrobat - View as HTML
and Prather, D. W., 2004, **FPGA**-Based Acceleration of the. 3D **Finite-Difference Time-Domain** Method, FCCM04,. 156-163. Azizi, N., Kuon, I., Egier A., ...
faculty.cs.tamu.edu/zhao/papers/conf/2005/0511-IEAM-HQZ.pdf - Similar pages
[More results from faculty.cs.tamu.edu]

[PDF] Application of **FPGA** Technology to Accelerate the **Finite-Difference** ...
File Format: PDF/Adobe Acrobat - View as HTML
Application of **FPGA** Technology to Accelerate the. **Finite-Difference Time-Domain**

3-29-07

Google

Web   Images   Video   News   Maps   **more »**

| "finite-difference time-domain" filetype:pdf | Search | Advanced Search Preferences |

Web   Results **1 - 10** of about **130,000** for **"finite-difference time-domain" filetype:pdf**. (0.30 seconds)

[PDF] <u>A **finite difference time domain** scheme for transient eddy current ...</u>
File Format: PDF/Adobe Acrobat
A **FINITE DIFFERENCE TIME DOMAIN** SCHEME FOR TRANSIENT EDDY CURRENT
PROBLEMS. 3149. V. C. ONCLUSIONS. We have presented a new approach to eddy
current ...
ieeexplore.ieee.org/iel5/20/20596/00952563.pdf?arnumber=952563 - <u>Similar pages</u>

[PDF] <u>The **finite-difference time-domain** technique with perfectly matched ...</u>
File Format: PDF/Adobe Acrobat
On the other hand, the **finite-difference time-domain** method ... "A **finite difference time
domain** scheme for transient eddy current prob-. lems," in Proc. ...
ieeexplore.ieee.org/iel5/20/21500/00996162.pdf?arnumber=996162 - <u>Similar pages</u>
[<u>More results from ieeexplore.ieee.org</u>]

[PDF] <u>Chapter 2 - A Brief Review of **Finite-Difference Time-Domain** (FDTD ...</u>
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
2.3 **Finite-Difference Time-Domain** (FDTD) Schemes in One Dimension. Using the finite-
difference operators of Table 2.1, we could approximate a partial ...
pesona.mmu.edu.my/~wlkung/Phd/chapter2.pdf - <u>Similar pages</u>

[PDF] <u>**FINITE-DIFFERENCE TIME-DOMAIN** SIMULATION OF RESONANT MODES OF ...</u>
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
ABSTRACT: In this paper we employ **finite-difference time-domain**. (FDTD) simulations to
study the resonant modes in rectangular dielec- ...
www.math.psu.edu/cao/Papers_PDF/Semouchkina-2-5-03.pdf - <u>Similar pages</u>

[PDF] <u>A BODY OF REVOLUTION FINITE DFFERENCE TIME DOMAIN METHOD WITH ...</u>
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
ements method (FEM) and the **finite difference time domain** (FDTD). In this paper, a
FDTD BOR method is prepared based on the algo- ...
ceta.mit.edu/PIER/pier24/9903083.R.Elsherbeni.S.pdf - <u>Similar pages</u>

[PDF] <u>AN FPGA IMPLEMENTATION OF TWO-DIMENSIONAL **FINITE-DIFFERENCE TIME** ...</u>
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
Three-Dimensional **Finite-Difference Time-Domain** (3D FDTD) is a powerful method for
modelling the electro-. magnetic field. The 3D FDTD buried object ...
www.ece.neu.edu/~wchen/ftd/wangchen_hpec2003.pdf - <u>Similar pages</u>

[PDF] <u>Three-Dimensional **Finite-Difference Time-Domain** Simulation of ...</u>
File Format: PDF/Adobe Acrobat
In this study, the Three-Dimensional (3D) **Finite-Difference Time-Domain** (FDTD) method
was implemented on. a parallel computing algorithm for the calculation ...
www.springerlink.com/index/TN71H17353643242.pdf - <u>Similar pages</u>

[PDF] <u>C:/Documents and Settings/Stefan Schmidt/My Documents/etd/etd.dvi</u>
File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
Finite-Difference Time-Domain Methods for Electromagnetic Problems ... The **Finite
Difference Time-Domain** (FDTD) method extended by the Thin-Strut ...
www.lib.ncsu.edu/theses/available/etd-09032005-162305/unrestricted/etd.pdf -
<u>Similar pages</u>

3-29-07

Google Scholar BETA

Web   Images   Video   News   Maps   more »

fpga fdtd author:okoniewski   Search

Advanced Scholar Search
Scholar Preferences
Scholar Help

Scholar

Results **1 - 8** of **8** for **fpga fdtd author:okoniewski**. (0.07 seconds)

All Results

okoniewski
R Schneider
M Okoniewski
L Turner
S Krakiwsky

Application of FPGA Technology to Accelerate the Finite-Difference Time-Domain (FDTD) Method - group of 5 »
RN Schneider, LE Turner, MM **Okoniewski** - Proceedings of the 2002 ACM/SIGDA tenth
international ..., 2002 - sigda.org
... gate equivalents. Thus, for one million cells there are only 10 gate
equivalents available per **FDTD** cell, per **FPGA**. Clearly, the ...
Cited by 12 - Related Articles - View as HTML - Web Search

Acceleration of finite-difference time-domain (FDTD) using graphics processor units (GPU) - group of 3 »
SE Krakiwsky, LE Turner, MM **Okoniewski** - Microwave Symposium Digest, 2004 IEEE
MTT-S International, 2004 - ieeexplore.ieee.org
... Recently, it has been proposed that Field Programmable Gate Array (**FPGA**) hardware
is suitable for the acceleration of **FDTD** [2]-[6]. While significant ...
Cited by 3 - Related Articles - Web Search - BL Direct

Graphics processor unit (GPU) acceleration of finite-difference time-domain (FDTD) algorithm - group of 3 »
SE Krakiwsky, LE Turner, MM **Okoniewski** - Circuits and Systems, 2004. ISCAS'04.
Proceedings of the ..., 2004 - ieeexplore.ieee.org
... Recently, it has been proposed that Field Programmable Gate Array (**FPGA**) hardware
is suitable for the acceleration of **FDTD** [2]-[6]. While significant ...
Cited by 2 - Related Articles - Web Search

Custom hardware implementation of the finite-difference time-domain (FDTD) method - group of 2 »
RN Schneider, MM **Okoniewski**, LE Turner - Microwave Symposium Digest, 2002 IEEE
MTT-S International, 2002 - ieeexplore.ieee.org
... With one million cells, there are IO logic gate equivalents available per
three-dimensional **FDTD** cell, per **FPGA**. This is clearly not enough to ...
Cited by 1 - Related Articles - Web Search - BL Direct

A software-coupled 2D FDTD hardware accelerator [electromagnetic simulation]
RN Schneider, MM **Okoniewski**, LE Turner - Antennas and Propagation Society
Symposium, 2004. IEEE, 2004 - ieeexplore.ieee.org
... updated. The current platform implements a three by three window of **FDTD**
cells due to the finite size of the **FPGA**. Most internal ...
Related Articles - Web Search

Finite-difference time-domain method in custom hardware? - group of 4 »
RN Schneider, MM **Okoniewski**, LE Turner - Microwave and Wireless Components Letters,
IEEE [see also ..., 2002 - ieeexplore.ieee.org
... 1975. [7] RN Schneider, LE Turner, and MM Okoniewski, "Application of **FPGA** technology
to accelerate the finite-difference time-domain (**FDTD**) method," Proc. ...
Related Articles - Web Search - BL Direct

FDTD HARDWARE ACCELERATION SYSTEM
M **OKONIEWSKI**, R SCHNEIDER, L TURNER - 2004 - freepatentsonline.com
A finite-difference time domain (**FDTD**) accelerator includes a hardware circuit such
as an **FPGA** having a plurality of one-dimensional bit-serial **FDTD** cells, a ...
Cached - Web Search

CMOS Silicon-on-Sapphire RF Tunable Matching Networks - group of 5 »
A Chamseddine, JW Haslett, M **Okoniewski** - EURASIP Journal on Wireless
Communications and Networking - hindawi.com
Page 1. Hindawi Publishing Corporation EURASIP Journal on Wireless
Communications and Networking Volume 2006, Article ID 86531, Pages ...
Related Articles - View as HTML - Web Search

fpga fdtd author:okoniewski   Search

Google Home - About Google - About Google Scholar

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	38	(perfectly adj matched adj layer)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/03/29 12:41
S1	7	(("5907494") or ("6536033") or ("6882966") or ("6587995") or ("6836877") or ("6292925") or ("6122634") or ("6292925")).PN.	USPAT	OR	OFF	2007/03/26 10:14
S2	5	(("6373493") or ("6151034") or ("6134516") or ("6026230") or ("5744693")).PN.	USPAT·	OR	OFF	2007/03/29 12:40
S3	7	((bit-serial) with cell) and FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/29 10:32
S4	3	("5600845" | "5740463" | "5857109").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/03/29 10:50
S5	347	finite-difference and time-domain	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/29 10:51
S6	299	finite-difference adj time-domain	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/29 10:51
S7	6	S6 and FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/29 11:00
S8	252	((703/19) or (708/443)).CCLS.	USPAT	OR	OFF	2007/03/29 11:02
S9	2	S8 and bit adj serial	USPAT	OR	OFF	2007/03/29 11:02
S10	2	S8 and (bit adj serial)	USPAT	OR	ON	2007/03/29 11:03
S11	250	S8 not S10	USPAT	OR	OFF	2007/03/29 11:03